[1]
“Simulation Cache Coherence Protocols in Multicore Processors”, JOPAS, vol. 21, no. 4, pp. 285–289, Oct. 2022, doi: 10.51984/jopas.v21i4.2239.